




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423  
Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



### Metallization Topology

**DIE DIMENSIONS:**  
276.0 x 305.5 x 19 ± 1mil

**METALLIZATION:**  
Type: Si - Al  
Thickness: 11kÅ ± 2kÅ

**GLASSIVATION:**  
Type: SiO<sub>2</sub>  
Thickness: 8kÅ ± 1kÅ

**DIE ATTACH:**  
Material: Gold Silicon Eutectic Alloy  
Temperature: Ceramic DIP - 460°C (Max)  
Ceramic LCC - 460°C (Max)

**WORST CASE CURRENT DENSITY:**  
0.9 x 10<sup>3</sup> A/cm<sup>2</sup>

### Metallization Mask Layout

**Topside Metal: Al**  
**Backside: Si**  
**Backside Potential:**  
**Mask Ref:**  
**Bond Pads : .004 min**

**APPROVED BY: CB**  
**MFG: Harris**

**DIE SIZE: .276" x .305"**  
**THICKNESS: .019"**

**DATE: 2/6/01**  
**P/N: HM-65642**

DG 10.1.2  
Rev A 3-4-99